[Coco] 512KB SRAM upgrade

[jdaggett at gate.net]

Sylvain

One isue that bothers me and I have to see how the GIME chip does refresh of 
the dram chips. Right now there appears to be no way to inhibit the writes to the 
SRAM via the row address during refresh. Not sure if that is going to be an issue 
but first impressions says it will. 

I am not sure but I believe the GIME does refresh every horizontal blanking 
period. I don't have a oscope to setup to measure when the GIME does refresh 
right now. 

Everything looks good if and only if you are locked into using 256Kx16 SRAM. I 
would stay away from LS TTL logic as propogation time could be an issue. Fast 
Schotky logic would be prefered or as you mentioned doing it in a CPLD. 
  


james



On 22 Nov 2006 at 6:11, Sylvain Rousseau wrote:

> Hello,
> 
> I just finished the design for a 512KB sram upgrade for Coco3.  I have only one Coco3 so I'm afraid to try it in it until I got a spare Coco3 or a spare Gime chip.
> 
> If it works well, I want to make the design public.  I can give the design to Mary to put on the Coco Nutz E-zine.
> 
> If someone can help me to get a spare Coco3 or a spare Gime chip, please let me know.
> 
> P.S. I already have a spare MC68B09EP.
> 
> Regards,
> 
> Sylvain
> Quebec
> Canada
> 
> __________________________________________________
> Do You Yahoo!?
> En finir avec le spam? Yahoo! Courriel vous offre la meilleure protection possible contre les messages non nollicités 
> http://mail.yahoo.ca Yahoo! Courriel  
> 
> -- 
> Coco mailing list
> Coco at maltedmedia.com
> http://five.pairlist.net/mailman/listinfo/coco
> 
> 
> -- 
> No virus found in this incoming message.
> Checked by AVG Free Edition.
> Version: 7.5.430 / Virus Database: 268.14.13/546 - Release Date: 11/22/2006 9:01 AM
>