A number of people are designing MMUs for their softcore Cocos. I'm wondering if I'm the only one who thinks about designing a CPU that implements the 6809 instruction set in 16-bit accumulators and 32-bit index registers, with a 16-bit instruction set accessed by pre-bytes.