[Coco] SDCC and other C topics

[jdaggett at gate.net]

Curtis

I can agree on the need for at least another TR bit. That would have 
made the system better by allowing more tasks and their own heap 
of memory. With 2 megs and more there is no reason as to not 
having at least 4 tasks to be switched in at one time. 

I always thought that was one of the many limitation of the GIME 
chip.

james


On 18 Mar 2005 at 22:49, L. Curtis Boyle wrote:

Date sent:      	Fri, 18 Mar 2005 22:49:27 -0600
From:           	"L. Curtis Boyle" <curtisboyle at sasktel.net>
Subject:        	Re: [Coco] SDCC and other C topics
To:             	CoCoList for Color Computer Enthusiasts 
<coco at maltedmedia.com>
Send reply to:  	CoCoList for Color Computer Enthusiasts 
<coco at maltedmedia.com>
	<mailto:coco-
request at maltedmedia.com?subject=unsubscribe>
	<mailto:coco-
request at maltedmedia.com?subject=subscribe>

>  Things
> would have been better if Tandy had allow 3 or 4 separate  MMU set
> lists; GRFDRV could have been swapped in/out with a single store  into
> the task register select, instead of having to preload all of the MMU 
> registers first and then switching tasks.